

The diagram illustrates the architecture of the M8051 Macro system. It features an **M8051 Macro** block (10) which receives **PROGD[7:0]** data from a multiplexer (22). The multiplexer (22) selects between **Program Memory** (12) and a set of **LJMP to Monitor** instructions (18) consisting of **02H**, **JTMH**, and **JTML**. The **M8051 Macro** block outputs a signal (16) to the **PCL/PCH** block (24). The **PCL/PCH** block outputs a signal (20) to an OR gate. The OR gate also receives inputs from **Address & Bank Compare Logic (Four sets)** (14), **STACK Trap Logic** (16), and **SINGLE STEP TRAP LOGIC** (17). The output of the OR gate is connected to the **Program Memory** (12).

Fig. 1

00000000 00000000 00000000 00000000




Fig. 2

Fig. 3




Fig. 4




Fig. 5







Fig. 6



[illegible]

Instruction fetch cycles (1)

00000000000000000000000000000000




Fig. 8a




Fig. 86




Fig. 9a




Fig. 96

140
7





Fig. 11



150

[illegible]162

164

166

Figure 12

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[7:0]	00h	Set-1: Low-byte of break point address

7	6	5	4	3	2	1	0
A15	A14	A13	A12	A11	A10	A9	A8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[15:8]	00h	Set-1: High-byte of break point address

7	6	5	4	3	2	1	0
BEN	RSV	RSV	RSV	B3	B2	B1	B0
R/W	R/O	R/O	R/O	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
3-0	B[3:0]	0h	Set-1 of Bank, break point address
6-4	RSV	0h	Reserved =0
7	BEN	0	Bank, break point enable/disable bit. BEN =0 Bank, break point address is disabled BEN =1 Bank, break point address is enabled

Fig. 13

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[7:0]	00h	Low-byte of the Jump to Monitor address

7	6	5	4	3	2	1	0
A15	A14	A13	A12	A11	A10	A9	A8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[15:8]	00h	High-byte of the Jump to Monitor address

Fig 14

7	6	5	4	3	2	1	0
A7	A6	A5	A4	A3	A2	A1	A0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
7-0	A[7:0]	00h	Stack address, used to compare against the Stack. If a trap condition is detected a LJMP to Monitor will be inserted.

Fig. 15

7	6	5	4	3	2	1	0
BPE	STE	S1	S0	BE4	BE3	BE2	BE1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Name	Reset	Function
0	BE1	0	Address Break point-1 control bit. BE1 =0 Address Break Point-1 is disabled BE1 =1 Address Break Point-1 is enabled. If a match is decoded, the Jump logic will be triggered.
1	BE2	0	Address Break point-2 control bit. BE2 =0 Address Break Point-2 is disabled BE2 =1 Address Break Point-2 is enabled. If a match is decoded, the Jump logic will be triggered.
2	BE3	0	Address Break point-3 control bit. BE3 =0 Address Break Point-3 is disabled BE3 =1 Address Break Point-3 is enabled. If a match is decoded, the Jump logic will be triggered.
3	BE4	0	Address Break point-4 control bit. BE4 =0 Address Break Point-4 is disabled BE4 =1 Address Break Point-4 is enabled. If a match is decoded, the Jump logic will be triggered.
5-4	S[1:0]	00b	Stack Trap Condition. 00b = NO Stack Trap (Stack Trap is disabled) 01b = Stack Trap on SP = SBK 10b = Stack Trap on SP < SBK 11b = Stack Trap on SP > SBK
6	STE	0	Single step enable/disable control bit. See Single Step for more explanation. STE =0 Single step is disable STE =1 Single step is enabled
7	BPE	0	Global Debugger Enable/Disable control bit. BPE =0 The debugger logic is disabled. NO break can happen. However writing to ALL debugger registers is possible. BPE =1 The debugger logic is enabled.

Fig. 16

7	6	5	4	3	2	1	0
RES	EA	SSP	SB	B4	B3	B2	B1
W/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O

Bit	Name	Reset	Function
0	B1	0	Address Break point-1 status bit. B1 = 0 Address Break Point-1 didn't caused a break condition. B1 = 1 Indicates that Address Break Point-1 caused the break condition. This bit will be cleared when MCU write "80h" to this register.
1	B2	0	Address Break point-2 status bit. B2 = 0 Address Break Point-2 didn't caused a break condition. B2 = 1 Address Break Point-2 caused the break condition. This bit will be cleared when MCU write "80h" to this register.
2	B3	0	Address Break point-3 status bit. B3 = 0 Address Break Point-3 didn't caused a break condition. B3 = 1 Address Break Point-3 caused the break condition This bit will be cleared when MCU write "80h" to this register.
3	B4	0	Address Break point-4 status bit. B4 = 0 Address Break Point-4 didn't caused a break condition. B4 = 1 Address Break Point-4 caused the break condition This bit will be cleared when MCU write "80h" to this register.
4	SB	0	Stack Trap status bit. SB = 0 Stack Trap didn't caused a break condition. SB = 1 Stack Trap caused the break condition This bit will be cleared when MCU write "80h" to this register.
5	SSP	0	Single step Break point status bit SSP = 0 Single step Break point didn't caused a break condition. SSP = 1 Single step Break point caused the break condition This bit will be cleared when MCU write "80h" to this register
6	EA	0	Reflects the real value of EA bit when in debug mode. See Single Step for more explanation. EA = 0 Interrupt is disabled EA = 1 Interrupt is enabled
7	RES	0	Resume Control bit. Writing a "80h" to this register will Write-protect ESFR[BE-CF], enable the PCL/PCH update and clear B[4:1] bits. This bit is read as "0". Writing a "55h" to this register will unprotect ESFR[BE-CF] but not clear the status bits.

Fig. 17

7	6	5	4	3	2	1	0
P7	P6	P5	P4	P3	P2	P1	P0
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O

Bit	Name	Reset	Function
7-0	P[7:0]	00h	Low byte of the PC. This value is latched by the Break point logic and can be read only by MCU. Monitor will use this address to resume the application.

7	6	5	4	3	2	1	0
P15	P14	P13	P12	P11	P10	P9	P8
R/O	R/O	R/O	R/O	R/O	R/O	R/O	R/O

Bit	Name	Reset	Function
7-0	P[7:0]	00h	High byte of the PC. This value is latched by the Break point logic and can be read only by MCU. Monitor will use this address to resume the application.

Fig. 18